esp32でmmd
-
Updated
Feb 2, 2019 - C
#
fpu
Here are 64 public repositories matching this topic...
IEEE 754 single and double precision floating point library in systemverilog and vhdl
asic fpga hardware vhdl verification riscv systemverilog floating-point newton-raphson fpu fused-multiply-add single-precision-floating-point double-precision-floating-point
-
Updated
Jul 18, 2026 - VHDL
IEEE 754 single precision floating point library in systemverilog and vhdl
asic fpga hardware vhdl verification riscv systemverilog floating-point newton-raphson fpu fused-multiply-add single-precision-floating-point
-
Updated
Jul 18, 2026 - VHDL
NoeticMaze is the embedded control and navigation project used for the NUCLEO-F446RE demonstration. The system integrates lidar, IMU, wheel encoders, differential-drive motor control, ICP-based localisation, grid mapping, A* path planning, path following, Bluetooth telemetry, and FreeRTOS task scheduling.
cmake dsp astar embedded-systems freertos spi slam usart stm32f4 pid-control dma icp slam-algorithms fpu lidar-point-cloud mpu6500 imu-sensor
-
Updated
Jun 12, 2026 - C
Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)
arm fpga aes prototyping verilog custom-ip cortex-m0 fpu designstart research-enablement research-enablement-kit semiconductor-research
-
Updated
Jun 13, 2025
A chisel3 wrapper for pulp-platform/fpnew
-
Updated
Apr 10, 2020 - SystemVerilog
A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals.
-
Updated
Mar 17, 2026 - C
This repository contains an assembly program written in AT&T syntax called FPU-Analyzer. The program analyzes a series of floating-point numbers and calculates their sum and average.
-
Updated
Aug 6, 2023 - Assembly
X86-64 bilateral instruction tokenizer implemented in C. Supports the following processor extensions: AES, AVX, AVX2, AVX512, FMA, MMX, SSE, SSE2, SSE3, SSE4, x87(FPU), VMX. In order to ease testing, a diassembler which transforms tokens into compilable assembly (for NASM compiler) has been implemented.
aes x86-64 tokenizer disassembler avx sse avx2 sse2 software-analysis nasm fma avx512 sse3 vmx x87 mmx fpu sse4
-
Updated
Oct 2, 2022 - C
An 8087 Co-Processor Extension Board for the Schneider Euro PC 1
-
Updated
Nov 5, 2025
IEEE 754 single-precision FPU (add/sub/mul) — lightweight Verilog implementation.
-
Updated
Jul 19, 2026 - Verilog
IEEE-754 compliant FPU implementing single (32-bit) and double (64-bit) precision arithmetic, including add, subtract, multiply, and divide operations
rust systemverilog fpu floating-point-substraction floating-point-adder floating-point-multiplier floating-point-divider
-
Updated
Jun 25, 2026 - SystemVerilog
Mirror of VFLOAT from https://coe.northeastern.edu/Research/rcl/projects/floatingpoint/index.html
-
Updated
Oct 30, 2021 - VHDL
Add this topic to your repo
To associate your repository with the fpu topic, visit your repo's landing page and select "manage topics."