Skip to content
garyyang2026 edited this page Aug 31, 2026 · 20 revisions

Welcome to the CIX Linux Kernel Upstream wiki!

This wiki page is used for CIX SoCs mainline Linux kernel status update.

Upstream Status

CIX P1 (Sky1) SoC
Component Status Link
Basic DT v6.17-rc1 https://lore.kernel.org/all/[email protected]/
MAILBOX/UART/Clock v6.17-rc1 https://lore.kernel.org/all/[email protected]/
I2C & I3C v6.18-rc1 https://lore.kernel.org/all/[email protected]/
SPI v6.19-rc1 https://lore.kernel.org/r/[email protected]/
Pinctrl v6.19-rc1 https://lore.kernel.org/all/[email protected]/
PCIe v6.19-rc1 https://lore.kernel.org/linux-pci/[email protected]/
HDA v6.19-rc1 v6
Reset v7.1-rc1 v3
DMA v7.3-rc1 https://lkml.org/lkml/2025/11/17/69
GPIO v7.1-rc1 https://lore.kernel.org/r/[email protected]
Power Domain v7.1-rc1 https://lore.kernel.org/all/[email protected]/
USB Reviewing https://lore.kernel.org/r/[email protected]
DPU v7.1-rc1 https://lore.kernel.org/all/[email protected]/
USB3 PHY Planning  
USB/DP Combo PHY Planning  
CPU Idle v7.2-rc1 https://lore.kernel.org/r/[email protected]
CPU DVFS v7.2-rc1 https://lore.kernel.org/r/[email protected]
I2S Planning  
DP Planning  
GPU Planning  
VPU Won't do  
CSI Won't do  
RPMSG Won't do  
GMAC Won't do  
System PM Won't do  
CIX P1 (Sky1) SoC based boards
Component Status Link
Radxa Orion O6 v6.17-rc1 https://lore.kernel.org/all/[email protected]/
Xunlong Orangepi 6 plus v7.0-rc1 v4

Clone this wiki locally